view article
Figure 2
Schematic diagram of the differential cascode amplifier being tested for the integrator to improve the pedestal stability. V+ and V− represent the differential input voltages; Vout is the output; Vbias, Vbn and Vbp are bias voltages setting the operating point of the cascode circuit; and Vdd and Vss are the supply voltages. The schematic diagram of the output-stage amplifier, shown in Fig. 1[link], is identical to this amplifier, but the lengths and widths of the gates are optimized differently for the two applications.

Journal logoJOURNAL OF
SYNCHROTRON
RADIATION
ISSN: 1600-5775
Volume 5| Part 3| May 1998| Pages 252-255
https://doi.org/10.1107/S0909049597015069
Follow J. Synchrotron Rad.
Sign up for e-alerts
E-alerts
Follow J. Synchrotron Rad. on Twitter
Twitter
Follow us on facebook
Facebook
Sign up for RSS feeds
RSS