view article

Figure 2
The three-tiered architecture of DCS as currently implemented at SSRL beamline 9-2. The instances of Blu-Ice shown are examples. Not all DHS programs are shown. Hardware supported natively include the ADSC Q4 and Q315 CCD systems; the Mar Research mar345 imaging-plate system; the Canberra DSA-2000 multichannel analyzer; and the Galil DMC-1000 and DMC-2100 series motion controllers. CAMAC modules supported via the ICS control system (George, 2000BB5) include the DSP E500 motion controller, the DSP RTC018 real-time clock, the Kinetic Systems 3610 hex scalar, the Joerger D/A16 analog output module and the Joerger QOR quad output register.

Journal logoJOURNAL OF
SYNCHROTRON
RADIATION
ISSN: 1600-5775
Follow J. Synchrotron Rad.
Sign up for e-alerts
Follow J. Synchrotron Rad. on Twitter
Follow us on facebook
Sign up for RSS feeds