view article
Figure 6
Simplified pixel schematic of the TSMC 0.25 µm 16 × 16 prototype PAD. This pixel can be operated in rapid-fire mode in the same manner as the 100 × 92 detectors with five instead of eight storage frames. Alternatively, it can be operated in push–pull mode, where any two of the capacitors (C0–C4) can be used for continuous write/read operation. Integrating onto one capacitor while a second capacitor is being read out, followed by a rapid reset and switch, allows nearly zero duty cycle operation. The duty cycle is limited by the reset time of the integrating front-end, which is approximately 1 µs.

Journal logoJOURNAL OF
SYNCHROTRON
RADIATION
ISSN: 1600-5775
Volume 13| Part 2| March 2006| Pages 110-119
https://doi.org/10.1107/S0909049505028529
Follow J. Synchrotron Rad.
Sign up for e-alerts
E-alerts
Follow J. Synchrotron Rad. on Twitter
Twitter
Follow us on facebook
Facebook
Sign up for RSS feeds
RSS