Figure 5
The upper panel shows the timing scheme of the camera exposure and readout. The lower panel shows the timing scheme of a single pixel period, explaining the principle of the DCDS: the video signal of the pixel period above is sampled via a fast ADC (analog-to-digital converter) and each sample [X(i)] is weighted with a coefficient (see text for explanation). |