view article
Figure 4
Schematic block diagram of the signal pulse train through the DELT-X pulse-processing board: (a) the logic circuit showing the pulse shape at each step and (b) the result of combining the inverted pulse (1) with the delayed and attenuated pulse (2) to produce a narrower pulse profile (3) which is then inverted for output (3′).

Journal logoJOURNAL OF
SYNCHROTRON
RADIATION
ISSN: 1600-5775
Volume 15| Part 1| December 2008| Pages 43-49
doi:10.1107/S0909049507046250
Follow J. Synchrotron Rad.
Sign up for e-alerts
E-alerts
Follow J. Synchrotron Rad. on Twitter
Twitter
Follow us on facebook
Facebook
Sign up for RSS feeds
RSS