|
|
|
Figure 4
(a) Pedestal height versus coolant temperature at 1 ms integration time in G0. The maximum ADC value is near 16 K. (b) Dark noise (mean of all pixel standard deviations) versus coolant temperature at 1 ms integration time in G0. (Assuming G0 gain of 41.1 ADCU per keV and 3.62 eV per electron hole pair in silicon.) |

journal menu![[Figure 4]](rv5202fig4.jpg)
access


